Uploaded image for project: 'Core ReactOS'
  1. Core ReactOS
  2. CORE-14272

Systray X Margins tuning around the clock

    XMLWordPrintable

Details

    • Improvement
    • Resolution: Fixed
    • Trivial
    • 0.4.7, 0.4.8
    • Shell
    • None

    Description

      Clock-X-Margins-Tuning.patch aims to increase the margins around the clock a bit to better meet the look of 2k3 and XP.
      result: Clock-X-Margins-Tuning.webm

      It's not Pixel-Perfect, but the best I could achieve with our existing symmetric margin.
      For Pixel-Perfectness we'd need an asymetric margin left and right the clock.

      The perfect margin right of the clock would be 5 Pixels, left margin needs to be smaller than that.

      Attachments

        1. 0.4.8-dev-942__TRAY_CLOCK_WND_SPACING_X6.png
          7 kB
          reactosfanboy
        2. 0.4.8-dev-942patched__TRAY_CLOCK_WND_SPACING_X5.png
          7 kB
          reactosfanboy
        3. before_bottomWinXP_vs_topRos_tooNarrow.png
          8 kB
          reactosfanboy
        4. Clock-X-Margins-Tuning.patch
          0.9 kB
          reactosfanboy
        5. Clock-X-Margins-Tuning.webm
          505 kB
          reactosfanboy

        Activity

          People

            reactosfanboy reactosfanboy
            reactosfanboy reactosfanboy
            Votes:
            1 Vote for this issue
            Watchers:
            2 Start watching this issue

            Dates

              Created:
              Updated:
              Resolved: